Abstract-This paper investigates the design optimization of digital free-space optoelectronic interconnections with a specific goal of minimizing the power dissipation of the overall link, and maximizing the interconnect density. To this end, we discuss a method of minimizing the total power dissipation of an interconnect link at a given bit rate. We examine the impact on the link performance of two competing transmitter technologies, vertical cavity surface emitting lasers (VCSEL's) and multiple quantum-well (MQW) modulators and their associated driver-receiver circuits including complementary metal-oxide-semiconductor (CMOS) and bipolar transmitter driver circuits, and p-n junction photodetectors with multistage transimpedance receiver circuits. We use the operating bitrate and on-chip power dissipation as the main performance measures. Presently, at high bit rates (>800 Mb/s), optimized links based on VCSEL's and MQW modulators are comparable in terms of power dissipation. At low bit rates, the VCSEL threshold power dominates. In systems with high bit rates and/or high fan-out, a high slope efficiency is more important for a VCSEL than a low threshold current. The transmitter driver circuit is an important component in a link design, and it dissipates about the same amount of power as that of the transmitter itself. Scaling the CMOS technology from 0.5 m down to 0.1 m brings a 50% improvement in the maximum operating bit rate, which is around 4 Gb/s with 0.1 m CMOS driver and receiver circuits. Transmitter driver circuits implemented with bipolar technology support a much higher operating bandwidth than CMOS technology; they dissipate, however, about twice the electrical power. An aggregate bandwidth in excess of 1 Tb/s-cm 2 can be achieved in an optimized free-space optical interconnect system using either VCSEL's or MQW modulators as its transmitters.
I. INTRODUCTION

D
IGITAL free-space optoelectronic systems promise a superior performance over all-electronic systems in applications that require very small physical space or high interconnect density with high bandwidths, low crosstalk, and low power, such as telecommunication switching fabrics, specialized accelerator hardware for two-dimensional (2-D)
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fast Fourier transforms FFT's, and vision and neural networks processors [1] - [5] .
When designing an optoelectronic system, many different criteria (e.g., receiver sensitivity, system bandwidth, noise) can be used to evaluate the overall system performance, and these are application specific. In this paper, we analyze such a system to minimize the on-chip electrical power dissipation.
The objective of such a system design is to achieve a maximum interconnect density at a given operating bit rate.
There are many tradeoffs to consider among various system components. To this end, comparisons between optoelectronic and electronic links in terms of their speed and power have been carried out previously to determine the conditions under which optical links provide superior performance [6] , [7] , [8] . We have previously evaluated various transmitter technologies for free-space optical interconnects (FSOI's) [9] , and developed optimization methods for optical receiver design [25] . In this work, we combine and extend the earlier work [9] , [10] , [25] into a design methodology that takes into consideration the entire optoelectronic link and minimizes the total on-chip electrical power dissipation in the link. The optimization method is applied to links having vertical cavity surface emitting lasers (VCSEL's) or MQW's as transmitters and silicon complementary metal-oxide-semiconductor (Si-CMOS) transimpedance receivers. From a system designer perspective, using VCSEL's as transmitters is advantageous in terms of simplifying the system optics because the required optical energy can be generated on-chip rather than using an external laser source. On the other hand, multiple quantumwell (MQW) modulators have an advantage over active light emitters in terms of signal and clock distribution [11] . In these systems, the clock can be distributed optically to eliminate the clock skew and jitter problem, which exists in all large-scale systems. Furthermore, the electrical signals can be sampled with short optical pulses to improve the performance of receivers [12] . We also include CMOS cascaded superbuffer and bipolar circuits for the transmitter drivers. The link performance is evaluated by the interconnect density at a given bit rate. Our analysis indicates that an interconnect density of 10 3 /cm 2 at around 1 Gb/s bit rate can be achieved, which corresponds to an aggregate bandwidth in excess of 1 Tb/s-cm 2 in air-cooled silicon with a power dissipation density limit of 10 W/cm 2 . In Section II of this paper, we present the design optimization methodology. discussed in Sections III and IV. Technology comparisons based on the on-chip power dissipation are given in Section V. Section VI summarizes the concluding remarks. All the symbols and definitions used in this paper are listed in Table I .
II. INTERCONNECT MODEL AND OPTIMIZATION METHODOLOGY
An FSOI link begins at the input of the transmitter driver circuit and ends at the output of the receiver decision circuit. The input digital electrical signal is first fed into the transmitter driver circuit, converted to an optical signal by the transmitter, and then routed to the detector by the optical system. The detected signal at the detector is converted from a photocurrent to an analog voltage and amplified by the receiver amplifier. Finally, the receiver decision circuit outputs a digital logic level by applying a threshold to the received analog signal.
Our optimization goal is to choose the link design that minimizes the total on-chip electrical power dissipation of the link for a maximum operating bit rate. We define the maximum operating bit rate of a given FSOI link as the bit rate beyond which the reliability of communication drops below a specified BER, as determined from the risetime of the signal at the decision circuit's input. Thus the maximum operating bit rate includes the risetime of the transmitter and of the receiver circuits. Many different link designs can achieve the same maximum operating bit rate, because different combinations of transmitter and receiver circuit designs can lead to the same rise time at the link output. In addition, minimizing the onchip electrical power dissipation maximizes the interconnect density, because the circuit layout area is typically an order of magnitude smaller than the minimum area determined by the heat dissipation capability of the substrate.
Our optimization methodology takes the link design parameters and constraints as input, and iterates over the design variables to find the optimum link design for a given bit rate. The link is characterized by five sets of parameters: the characteristics of the CMOS (or bipolar) technology used, the transmitter characteristics, the optical system efficiency, the system fan-out, and the receiver characteristics. In addition, there is a set of constraints including the stability of the receiver (i.e., its transfer function approximates a maximally flat magnitude response), and that the propagation delay through the transmitter driver must not exceed the bit period of the link. For a given set of transmitter characteristics, the optimized design variables are the number of stages in the transmitter driver, the number of stages in the receiver, the value of the feedback resistor in the receiver, and the transistor width and bias voltage in the receiver gain stages. In the iteration process, we first choose values for the receiver variables that meet the constraint of a stable receiver response [25] . This determines the required optical power at the detector, which is then translated to a required output optical power from the transmitter, taking into account the optical system efficiency and the fan-out. We then vary the number of stages in the transmitter driver, while ensuring the propagation delay through the transmitter driver does not exceed the bit period of the link. More stages in the transmitter driver results in a shorter rise time of the output optical signal, thus a higher maximum operating bit rate. However, these extra stages increase the power dissipation in the transmitter circuit. We record the maximum operating bit rate and the power dissipation for each set of variables that meet the design constraints. The optimum designs are the ones resulting in the minimum power dissipation at a given operating bit rate.
There are many possible technology and design choices for a FSOI link. In this analysis, we restrict ourselves to the technologies and circuit designs described in the following sections. The optimization methodology we introduce here is, however, applicable to other technology or design choices as well.
III. TRANSMITTERS
In this section, we analyze MQW modulators and VCSEL's with their driver circuits. CMOS circuits are examined for driving both MQW modulators and VCSEL's. Bipolar transistors are studied to drive VCSEL's for high bandwidth applications. Fig. 1 shows the circuit schematic of a MQW modulator driven by a CMOS superbuffer circuit. The superbuffer is a set of cascaded inverters, and the size of each inverter is larger than the previous one by a constant factor of . The value of is chosen typically between three and four to minimize the overall propagation delay of the superbuffer and is determined from the parameters of a minimum size transistor for a given CMOS technology. The first inverter is a minimum size inverter, and the last inverter drives the modulator. Detailed information on superbuffer designs can be found in [13] .
A. MQW Modulators with CMOS Driver Circuits
The total power dissipated in a superbuffer is given as (1) where is the total capacitance of the superbuffer (i.e. of inverters) and BR is the bit rate with units of bits/second, and the transient on-current is neglected. The total capacitance is the sum of input and output capacitance of all the inverters and is in the form of (2) where and are the input and output capacitance of a minimum size inverter for a given CMOS technology, and is the load capacitance of the superbuffer and includes the modulator capacitance and any parasitic capacitance as seen by the last inverter of superbuffer.
In most cases, the modulator capacitance is small enough ( 10 fF) that a single inverter is sufficient to drive the modulator. However, a larger superbuffer with more inverters can be used to reduce the rise-time of the output optical signal, provided the total propagation delay of the superbuffer does not exceed the bit period. The fast rise time in turn reduces the power dissipation in the receiver. The cost is, however, the additional electrical power dissipation of the superbuffer circuit. In our design process, the optimum number of superbuffer stages is determined by balancing the power dissipated in the superbuffer stages and in the receiver circuit such that the total power dissipation is minimum at any given bit rate.
The minimum MQW modulator area used is 10 m 10 m with a capacitance of 0.1 fF/ m 2 . The flip-chip bump capacitance is assumed to be 50 fF, so the total bonded diode capacitance is taken to be 60 fF for all CMOS feature sizes. The saturation intensity is assumed to be 10 kW/cm 2 , and our simulations show that even at the maximum allowed system bit rates, the minimum size modulator is not saturated. The modulator performance is characterized by its contrast ratio (CR) and insertion loss (IL) at its optimal bias voltage with a voltage swing . The maximum voltage swing is determined by the voltage supply of the driver circuit . The power dissipation in the modulator due to absorbed light power is derived in Appendix A as (3) where is the average optical power required at the receiver input, is the system fan-out, and is the optical system efficiency. The total power dissipation of the transmitter is the sum of the power dissipated in the modulator due to optical absorption described by (3) and the switching power of the superbuffer described by (1). The optical power in a modulator-based system is generated by an external light source, and the electrical power dissipation of the light source is thus not included in the total on-chip power dissipation.
B. VCSEL's with Driver Circuits
A typical laser driver circuit consists of impedance matching circuitry at the input and the output, an adaptive stage, and an output driving stage. The adaptive stage includes logic circuits to reduce the overall power consumption, shift the levels of various signals, compensate for current variations, eliminate jitter, and/or to equalize the rise and fall times. The output driving stage provides the current (the threshold as well as the modulation currents) to the laser. The load consists of the laser diode and a parasitic capacitance. Usually, the power dissipated in the last output stage is much greater than that in all other auxiliary circuits. Thus, we consider only the output stage.
In our analysis, we set the low current value of the data signal to equal the threshold current of the VCSEL. In practice, the threshold current of the VCSEL's varies across a large array, and the low current level should be approximately 10% higher [14] - [16] than the mean threshold current of the array to account for the nonuniformity. However, the results from our analysis indicate that the modulation current of the VCSEL's is actually much larger than the threshold current at high bit rates, and therefore contributes more to the overall power dissipation in the link. As a result, assuming the low current value to be the mean threshold current of the array does not affect the trends of the analysis or the final conclusions, but simplifies the calculations.
In addition, we assume that the turn-on time of the VCSEL does not limit the system bandwidth at high bit rates. The reason is that at high bit rates, the modulation current exceeds the threshold current, so the bias point of the VCSEL is well above threshold, which decreases the turn-on time [17] . Also, the values of the modulation current and the bias current are set such that the VCSEL never operates below its threshold (i.e. the low value equals the threshold current), which ensures that the turn-on delay time of the VCSEL can be neglected in estimating the operating bandwidth [18] , [19] .
1) VCSEL with a CMOS Driver:
The output stage of the CMOS VCSEL driver circuit (Fig. 2) consists of two NMOS transistors ( and ) providing the threshold and the modulation currents, respectively, and a superbuffer driving the gate of . The superbuffer is implemented in the same manner as described in Section III-A.
The total electrical power dissipated in the driver and VCSEL can be separated into two parts: the power dissipation of the superbuffer given by (1) , and the power dissipation of the VCSEL and the two transistors due to their current flow. The bias transistor can be shared by multiple drivers-its power dissipation is thus neglected in the single link calculation.
The total laser current is the sum of the threshold current and the average modulation current . The modulation current is assumed to have a 50% duty cycle. The source voltage is the sum of the threshold voltage of the VCSEL , the voltage drop across its series resistance when the modulation current flows, and the minimum source-drain voltage required to ensure that the transistor is in its saturation region. The total electrical power consumed in the VCSEL and the output stage is then (4) For a given laser slope efficiency , the average output optical power is (5) where the spontaneously emitted power at threshold is neglected. The total power dissipated in the transmitter circuit is then the sum of (1) and (4) minus the laser output from (5) . From (4) one can see that the last term in the second parenthesis, , is solely from the driver circuit. The power dissipated in the driver circuit is about the same as in the VCSEL itself using 0.5 m CMOS technology. Therefore, the power conversion efficiency, including the power dissipation of the driver circuit, reduces by about 50% compared to that when considering the VCSEL alone.
2) VCSEL with a Bipolar Driver: The output driving stage implemented using bipolar transistors is shown in Fig. 3 . Due to parameter variations in bipolar technology, a differential configuration is necessary [20] , [21] . The sum of the emitter currents of transistors and is fixed by connecting a current source to the transistor . The partitioning of this fixed current between and depends on the differential voltage supplied to the bases of these two transistors. The currents in these transistors are designed such that when the threshold current is flowing through , the current through is equal to plus , and vice versa. The total current in the output driving stage is thus . The power supply voltage for the bipolar driver is the sum of the threshold voltage, the voltage drop across its series resistance, and the collector-emitter voltage across both and . For a high-frequency operation, both and are always biased in their active regions. is typically 1 V or higher when a BJT is in its active region. The total dissipated power is then (6) which is about twice as that in a CMOS driver.
IV. RECEIVERS
In this analysis, the receivers considered are solely of the transimpedance type due to their high bandwidth, low noise, and ease of biasing [22] , [23] , [26] . The operational model of a transimpedance receiver can be broken into four components (Fig. 4) -the detector, the transimpedance amplifier, the voltage amplifier, and the decision circuit. The detector produces the photo-current based on an optical signal, and an MQW photodetector with a 60-fF total capacitance (including the diode and the bump capacitance) is assumed. Reducing the photodetector capacitance increases the optical-to-electrical conversion efficiency for the receiver, and improves the overall link performance [24] , but the improvement is independent of the transmitter used in the system, so in our analysis, we keep it as a constant as we scale down the CMOS technology, and compare the two transmitter technologies for the given receiver circuits. The transimpedance amplifier converts the photocurrent from the detector to an analog voltage. This voltage is then amplified by the voltage amplifier to match the input requirements of the decision circuit. The decision circuit provides a digital voltage output to the following computational logic circuits.
The receiver designs considered are based on CMOS current-source inverters. For a given CMOS technology, the design of the receiver gives the receiver rise/fall time , the required average optical power at the detector , and the electrical power dissipation in the receiver . The design parameters are the number of stages in the transimpedance amplifier and in the voltage amplifier and the widths and bias gate-source voltages ( and ) of the amplifying transistors. The complete analysis of these circuits and the derivations of the analytical models can be found in [25] .
The maximum bit rate of the receiver can be determined by placing requirements on the pulse shape of the output signal. The rise/fall time of the output pulse is set to be a certain fraction of the bit period to ensure a reasonable bit error rate. A typical value for found in the literature is about 60% [26] . The maximum bit rate can then be written as BR (7) where is the rise time of the optical input signal (as determined by the transmitter driver), and is the rise time of the receiver amplifiers and is a function of the design parameters mentioned above. We have neglected the diffusion capacitance associated with the forward-biased VCSEL pn junction in estimating the rise time of the optical signal, because the diffusion capacitance is much smaller than the VCSEL driver output capacitance and decreases as with increasing frequency [27] , [28] .
The average optical power swing required at the detector is given by (8) where is the gain of the decision circuit, is the responsivity of the detector, is the gain of the voltage amplification stages, and is the transimpedance of the transimpedance amplifier. The transimpedance is determined by finding the feedback resistor that gives a maximally flat magnitude response from the transimpedance amplifier [25] . The required optical power at the detector is related to the optical power output from the transmitter by an efficiency of the optical system between them and the transmitter fan-out , i.e., . The electrical power dissipated in the receiver is (9) where is the bias current and depends on the parameters and . Thus, the number of stages in the amplifiers, and the width and bias voltage of the amplifying transistors determine the optical power requirement and power dissipation of the receiver. The bit rate of the receiver, however, is not only determined from these parameters; it is also a function of the rise time of the input optical signal.
In addition to the power dissipation described by (9), the power due to the absorbed photocurrent is another component in the total receiver power dissipation is the bias voltage of the detector which is set equal to , and CR is the contrast ratio of the input optical signal. When the VCSEL is biased at threshold, CR is assumed to be infinite.
V. RESULTS AND DISCUSSION
To optimize a link design for minimum power dissipation, we first calculate the total electrical power dissipation of a link over a wide range of parameters using the equations discussed in the previous sections. These parameters include the number of stages in the receiver, the width and bias voltage of the receiver transistors, the number of inverters in the superbuffer, the transmitter driver circuit technology, the transmitter characteristics, and the system fan-out. The set of parameters that results in the minimum power dissipation at a given bit rate is then reported as the optimum for that bit rate.
Using this method, the minimum power dissipation per link is obtained for various VCSEL and MQW structures, transmitter driver circuit technologies, and values of system fan-out. The power dissipation of individual components (i.e. transmitter and receiver) is also calculated. The optical system efficiency is assumed to be a constant at 60%. The two MQW modulators used in the calculation are examples of asymmetric Fabry-Perot (ASFP) cavity modulators [29] and reflectionmode (RM) modulators [30] , and the VCSEL's are examples of oxide-aperture (oxide) [31] and ion-implanted (implant) [32] VCSEL structures. The characteristics of devices are listed in Table II . Fig. 5 shows the minimum power dissipation per link, when the driver and the receiver circuits are implemented in 0.5 m CMOS technology and system fan-out is one (i.e., one-to-one interconnections). The interconnect density is indicated on the right vertical axis using the maximum heat dissipation density of 10 W/cm 2 in air-cooled silicon. Comparing the two MQW modulators, the link using ASFP-MQW modulator as the transmitter dissipates less power at all bit rates because of its higher contrast ratio and lower insertion loss used in the calculation. The low insertion loss has significant advantages at high bit rates. Since the receiver gain drops as the bit rate increases and it requires more optical power from the transmitter to satisfy the voltage requirement at the receiver output, modulators of low insertion loss are able to handle more optical power with low-electrical power dissipation.
VCSEL links dissipate more power than those using MQW modulators at low bit rates because of the threshold power of VCSEL's. The power dissipation in VCSEL's, on the other hand, is not as sensitive to an increase of the required optical power at the receiver. In particular, oxide-VCSEL's offer higher interconnect densities than the RM modulators beyond 600 Mb/s, and become competitive with the ASFP modulators above 800 Mb/s.
Figs. 6 and 7 show the transmitter and the receiver power dissipation in ASFP-MQW based link and oxide-VCSEL based link, respectively. In ASFP-MQW based link, the receiver power dissipation dominates at low bit rates due to the static bias current of the receiver amplifiers. As the bit rate increases, larger superbuffers are used to reduce the rise time of the transmitter output. The powers dissipated in the transmitter and the receiver circuit become comparable at around 650 Mb/s. As the link operates close to the maximum bandwidth, much more power is dissipated in the transmitter circuit. This is due to the fact that the gain-bandwidth product of the receiver begins to decrease as the operating bandwidth approaches the bandwidth limit of the receiver, and more optical power is needed from the transmitter to satisfy the requirement at the receiver output. In the oxide-VCSEL based link, the transmitter power dissipation dominates the receiver power dissipation at all operating bit rates. At low bit rates the threshold power dictates the total power, and at high bit rates the modulation current dominates. Therefore, as the system bit rate is increased, a high slope efficiency for a VCSEL becomes more important than a low-threshold current. Fig. 8 plots the minimum link power dissipation with driver and the receiver circuits implemented in 0.1 m CMOS technology to compare the effects of scaling on MQW-based versus VCSEL-based systems. Previously, the effects of scaling the CMOS technology have been studied for MQW-based links [24] , and the limitations and requirements on the transmitters and receivers were studied separately. In our model, we include the effect of the finite rise time of the transmitter output on the receiver input, and study the requirements on the system bit rate with all the link components taken into account simultaneously [i.e., (7)]. Compared to Fig. 5 , all the curves are shifted to higher bandwidths, indicating less power dissipation at a given operating bit rate. Scaling down the CMOS feature-size increases the gain-bandwidth product of the receivers and decreases the switching energies of the electronic circuits. The maximum bit rate increases approximately 50% when scaling from 0.5 m CMOS to 0.1 m CMOS. One disadvantage of using 0.1 m CMOS devices driving MQW modulator is the low modulation voltage. The standard voltage supply is 3.3 V in 0.5 m CMOS technology and only 1.5 V in 0.1 m CMOS technology. The lower voltage results in a lower modulator contrast ratio and higher insertion loss. The reason for the sudden increase in the link power at around 3.4 Gb/s is that the number of inverters in the superbuffer is no longer sufficient to provide the required rise time to meet the bit rate requirements [from (7)], so an additional inverter needs to be added (in this case, the number of inverters is increased from four to five to reduce the transmitter rise time from 41 to 32 ps, where the receiver rise time is 172 ps). Following our assumptions about the superbuffer (i.e., every stage is 3.6 times bigger than the previous stage), an additional inverter roughly means increasing the superbuffer power by a factor of three, and since the total power is dominated by the superbuffer power at those bit rates, the link power experiences a sudden increase for both MQW-based and VCSEL-based links. The transition from one bit rate to the next could be made smoother by allowing any ratio between the last two stages of the superbuffer (i.e. the transmitter rise time requirement could be met if the last inverter was, say, three times bigger than the previous one instead of 3.6) . However, the increase in the maximum system bit rate would still be very minimal due to our second assumption about the transmitter driver circuits (i.e., the total propagation delay of the superbuffer needs to be shorter than the bit period so that there is no pipelining inside the superbuffer). Therefore, in our model, we chose to keep the assumption of fixed ratio between the superbuffer inverters, and stop plotting the curves when such a jump in the total power occurred. Fig. 9 is a comparison of the link power dissipation of the two VCSEL structures when their driver circuits are implemented using CMOS and bipolar technologies. At most bit rates the bipolar driver circuits dissipate more power than the CMOS driver circuits, except at high bit rates when the power dissipation in the CMOS superbuffer becomes significant. The bipolar drivers are also necessary when the required operating bandwidth exceeds the maximum bandwidth of the CMOS circuits.
The effect of the system fan-out is shown in Fig. 10 . With a higher fan-out ( in the example), the power dissipated in the transmitter circuits is shared by more subsequent links in the calculation and the power dissipation per link decreases. The figure shows that the power dissipation of the oxide-VCSEL-based link becomes comparable to that of the ASFP-MQW-based link at low bit rates, because the threshold power penalty of the laser is shared. In ASFP-MQW based links, the power dissipated in the superbuffer driver circuit is shared and the effect is more visible at high bit rates.
The maximum achievable bandwidth in a VCSEL-based link is limited by the maximum available power output from the laser when the fan-out increases beyond a certain point. ( for the oxide-VCSEL). For example, the maximum output power of the oxide-VCSEL is 1.6 mW [31] , which supports a fan-out of four at the maximum achievable bandwidth provided by this technology (2 Gb/s). For , a maximum of 60 W of optical power reaches each receiver (with %), which limits the maximum operating bandwidth to 1 Gb/s.
In a modulator-based link, besides the maximum optical power from the external laser, the propagation delay of the superbuffer may limit the maximum operating bandwidth as fan-out increases. This is because the size of the modulator has to increase to accommodate the required optical power once the minimum area modulator reaches its saturation intensity. A larger modulator presents a larger load capacitance to the superbuffer circuit. For example, adding another stage in the superbuffer would reduce the rise time of the transmitter output when . However, the total propagation delay with the additional stage would exceed the bit period. Thus, the maximum bandwidth is lower than that when (shown in Fig. 10 ).
VI. CONCLUSION
We have described a design methodology that minimizes the power dissipation of a digital free-space optoelectronic interconnect link. The link includes, besides the optical transmitters and photodetectors, the transmitter driver circuits and the receiver amplifiers. The method optimizes each component in the FSOI link such that the total electrical power dissipation of the link is a minimum at a given operating bit rate. To maximize the operating bit rate while minimizing the power dissipation, the CMOS superbuffer transmitter driver circuit is designed for fast signal risetime within the limit of the propagation delay.
The transmitters considered in the analysis are VCSEL's and MQW modulators. The particular numerical examples employ oxide-aperture and ion-implanted VCSEL's, and asymmetric Fabry-Perot and reflection-mode MQW modulators. The transmitter driver circuits studied are based on either CMOS or bipolar technology. Receiver amplifiers are implemented using CMOS technologies. 0.5 m and 0.1 m CMOS technologies are used in the evaluation. The effect of increasing the system fan-out is also examined.
The results from the devices and technologies chosen show that with recent developments in VCSEL technology, namely oxide-aperture devices, using VCSEL's as transmitters in optoelectronic systems offers comparable interconnect densities with MQW modulators (based on their power dissipation) at high bit rates-above 800 Mb/s with 0.5 m CMOS driver circuits and 1.5 Gb/s with 0.1 m CMOS driver circuits. Even with low threshold-current oxide-VCSEL's, the VCSEL based systems still pay a considerable penalty for its wasted threshold power. This penalty becomes less significant when VCSEL's are used in applications requiring larger fan-outs and/or higher bit rates, where the modulation current dominates the threshold current of the VCSEL. In these cases, it is more important to use VCSEL's with a high slope efficiency rather than a low threshold current. There is a 50% improvement in the maximum operating bandwidth when scaling the CMOS technology from 0.5 m down to 0.1 m since the gainbandwidth product of the receivers is increased.
The transmitter driver circuit is an important component in the link design. The electrical power dissipated in the CMOS driver circuit is about the same as that in the VCSEL itself, which reduces the total power conversion efficiency by 50%. Other techniques can be investigated to reduce the modulation current required at the transmitter VCSEL (e.g., VCSEL based preamplifiers, GaAs based receivers, etc.). These techniques are expected to reduce the overall link power, and can be incorporated into the design methodology presented in this paper.
In the optimized links, the power dissipated in the transmitter unit dominates that in the receiver circuit, except when MQW modulators are used as the transmitters at low bit rates. More sensitive receiver circuits can be designed in applications where the power dissipation in transmitter circuits needs to be minimized. The total power dissipation of the link in the later case, however, will be higher than that of the optimized design.
With either VCSEL's or MQW modulators, an aggregate bandwidth in excess of 1 Tb/s-cm 2 can be achieved in an optimized free-space optical interconnect system. where and are the absorption coefficients of the modulator for the high and the low states, respectively.
The voltage supply, , determines the maximum voltage swing available at the superbuffer output, that is . The voltages that the modulator is at the low and the high optical output states are , and , respectively (Refer to Fig. 1) .
Given the fan-out and the link efficiency of a system, the required external light power incident on the modulator is (A-2) where is the average optical power required at the detector input (i.e., one half of the required optical power swing between the high and the low states). Then, the average dissipated electrical power in the modulator due to the absorbed light power is simply (A-3) Substituting (A-1) and (A-2) into (A-3), and rearranging terms, we get an expression for dissipated power in the modulator in terms of the modulator parameters (3) 
